IDEC Chip Design Contest

A W-band Divide-by-Three Injection Locked Frequency Divider with Injection Current Boosting Utilizing Inductive Feedback in 65nm CMOS

Hyohyun Nam and Jung-Dong Park

Division of Electronics and Electrical Engineering, Dongguk University

Introduction

• PLL (Phased-Locked Loop)는 mm-wave transceiver에 필수/핵심 블록임

• W-band에서 동작하는 PLL은 modulus의 초단 frequency divider (FD)가 VCO의 동작주파수를 커버하도록 wide-band로 설계되어야함 • Injection-locked (IL) 기반의 FD는 높은 주파수에서 저전력을 소비 하며 동작하는 장점이 있으나, locking range가 제한됨 • Current Mode Logic (CML) 기반의 FD는 wide bandwidth가 구현 가능 하지만 높은 전력소모를 요구함 • 본 연구에서는 W-band에서 저전력을 소비하며 wide locking range가 구현 가능한 ILFD 설계방법을 제안함



< ILFD 동작원리 > 입력 트랜지스터의 Injection 전압 에 의해 변환된 Injection 전류 (I_{ini}) 3 차 harmonics 가 2 차 harmonics와 Mixing 되어 입력 주 파수의 1/3 주파수에 locking 됨 ILFD의 locking range는 I_{ini} 에 비 례하며, I_{osc} (Mixer의 oscillation drain 전류)와 Q_R (Resonator의 quality factor)에 반비례함. divider (ILFD).

dongguk UNIVERSITY



() 10



size: 0.68 x 0.33 mm²).

Fig. 7. A microphotograph of the proposed Fig. 8. Measurement set-up for the ILFD chip with the inductive feedback (core proposed ILFD test-block with driving buffer.





2.5 U



Fig. 4. Injection current at (a) $2\omega_{0}$, (b) $3\omega_{0}$, and (c) total $(I_{2\omega0}+I_{3\omega0})$ versus L_1 and L_2 .





Fig. 11. Simulated and measured output power for the proposed ILFD with input power of 0dBm. The measured output power is considered the loss caused by probe-tip and cable.

Frequency [Hz] Fig. 12. Measured phase noise for the proposed ILFD in locking condition. The phase noise of the input frequency was measured using by harmonic mixer (Agilent 11970W).

Down-converted Input signal (426MHz)

-107.57dBc/Hz @ 1MHz

-117.13dBc/Hz @ 1MHz

- ILFD Output signal (26GHz)

RF 78GHz

4.357GH

Comparison table								
Ref.	This work	[1]	[2]	[3]	[4]	[5]	[6]	[7]
Technology	65nm CMOS	130nm CMOS	130nm CMOS	65nm CMOS	90nm CMOS	90nm CMOS	65nm CMOS	65nm CMOS
Max. Frequency [GHz]	82.5	60	72.2	54.6	93.5	84.3	125.4	134.6
Locking Range	8.6GHz (10.9%)**	1.8GHz (3.1%)**	6.3GHz (9.12%)* 3.8GHz (5.5%)**	5.8GHz (11.2%)* 2GHz (3.8%)**	2.1GHz (2.3%)**	11.2GHz (14.2%)**	3GHz (2.4%)**	0.4GHz (0.29%)**
Pin [dBm]	0	0	7	2	0	3	-6	-8.5
PDC [mW]	7.88	13	2	3	3.7	10.8	9.1	2.3
FoM1 [GHz ² /mW ²]	90.04	8.3	27.37	22.97	53.07	43.81	164.6	165.7

